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ABSTRACT
Computing-in-Memory (CiM) architectures aim to reduce
costly data transfers by performing arithmetic and logic op-
erations in memory and hence relieve the pressure due to
the memory wall. However, determining whether a given
workload can really benefit from CiM, which memory hier-
archy and what device technology should be adopted by a
CiM architecture requires in-depth study that is not only time
consuming but also demands significant expertise in architec-
tures and compilers. This paper presents an energy evaluation
framework, Eva-CiM, for systems based on CiM architec-
tures. Eva-CiM encompasses a multi-level (from device to
architecture) comprehensive tool chain by leveraging existing
modeling and simulation tools such as GEM5 [1], McPAT [2]
and DESTINY [3]. To support high-confidence prediction,
rapid design space exploration and ease of use, Eva-CiM in-
troduces several novel modeling/analysis approaches includ-
ing models for capturing memory access and dependency-
aware ISA traces, and for quantifying interactions between
the host CPU and CiM modules. Eva-CiM can readily pro-
duce energy estimates of the entire system for a given pro-
gram, a processor architecture, and the CiM array and tech-
nology specifications. Eva-CiM is validated by comparing
with DESTINY [3] and [4], and enables findings includ-
ing practical contributions from CiM-supported accesses,
CiM-sensitive benchmarking as well as the pros and cons
of increased memory size for CiM. Eva-CiM also enables
exploration over different configurations and device technolo-
gies, showing 1.3-6.0× energy improvement for SRAM and
2.0-7.9× for FeFET-RAM, respectively.
1. INTRODUCTION
With the rapid growth of Internet of Things (IoT), the era
of "Big Data" is upon us and features massive data trans-
fers between processor and memory [5, 6]. The efficiency
of the conventional Von Neumann architecture is severely
restricted by its limited bandwidth and increasingly complex
interconnects, which result in significant energy and latency
overhead for data movement. For instance, the energy spent
on transferring 256 bits from main memory to the processor is
estimated to be 200× higher than the energy for one floating
point operation [7].
Researchers have long been aware of the inefficiency of
conventional architecture for data movements [8, 9], and
spent significant efforts on the integration of logic and mem-
ory [10, 11, 12, 13]. Such integration, often referred as
computing in memory (CiM) or processing in memory (PiM),
is expected to leverage the computing resources inside mem-
ory to overcome the “memory wall" caused by the limited
processor-memory bandwidth [14].
Recent works (e.g., [4, 15, 16, 17, 18, 19, 20, 21, 22,
23, 24, 25]) in both CMOS Static Random Access Mem-
ory (SRAM) and emerging non-volatile memories (NVMs)
have demonstrated various CiM designs at different levels
of memory hierarchy. The designs allow computation to oc-
cur exactly where data resides, thereby reducing energy and
performance overheads associated with data movement. For
example, cache based CiM in [22] achieves 2.4-9× energy
saving on text processing scenarios. Meanwhile, NVM based
designs such as [4, 21, 24] can improve energy saving up to
two orders of magnitude when functioning as a co-processor
on neural network benchmarks.
While CiM is found to be a powerful and promising alter-
native with various design options, such variety also com-
plicates the design process. Designers are confronted with
several important questions when designing CiM:
• How much can an application program benefit from a
CiM based system?
• At which level of memory hierarchy should one places
the CiM?
• Which technology should be used for CiM?
There are some prior efforts attempting to address the above
questions. However, they suffer limitations in several aspects.
Overall system evaluation: Most CiM works (e.g., [24,
26, 27]) focus on the CiM module without considering the
host CPU or use an emulation platform consisting of a simple
host CPU [4]. Interactions between the host and the CiM as
well as the complete memory system can be rather complex
and the impact on the energy/performance of the overall
system can be quite significant.
Offloading candidate identification: Offloading candi-
date here refers to a code snippet, a function or an instruction
that are offloaded from the host CPU to the CiM module for
execution. Most prior solutions do not provide instruction
set architecture (ISA) nor compiler support to automatically
determine offloading candidates. Designers have to either
manually identify the code snippets for CiM from the entire
benchmark (e.g., [19, 21, 22]), or select specific instruction
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groups for offloading to the CiM unit for execution (e.g., [4,
24]). In the latter two works, memory accesses triggered
by a CiM module with custom instructions are identified at
compiling time. Two operands fetched from the same level
of memory are replaced by one CiM instruction. The method
cannot be generalized to systems with multi-level caches as
it assumes ideal locality and dependence.
Multi-level modeling: CiMs based on different devices,
circuits and micro-architectures have been proposed. How-
ever, there is no uniform framework to compare design op-
tions at different levels. Though some existing work such
as [24] has compared CiMs implemented with different tech-
nologies, the comparisons are hand crafted and cannot be
easily adapted to different memory hierarchies.
In this paper, we present an architectural evaluation frame-
work, Eva-CiM, that overcomes the above limitations and is
able to reliably predict energy consumption of any systems
containing a CiM module. The major contributions of this
work are summarized below.
We propose a novel trace-driven analysis method to extract
data dependencies and locate the offloading candidates. The
method is built on an instruction dependency graph model
augmented with memory access information. The analyzer
is integrated into GEM5 and hence can readily work with
different architectures, compilers and development options.
We leverage a comprehensive tool chain from device to
architecture to build a multi-level CiM model. We employ
GEM5 as the backbone of the framework to fully capture
the effects of both the host CPU and the complete memory
hierarchy. We further design and embed a probe-based simu-
lation inside GEM5 to collect the necessary information for
offloading candidate selection at the application layer. We
extend McPAT [2] by including a CiM module obtained from
SPICE [28] and DESTINY [3] to provide the architectural-
level energy profiling capability.
We employ Eva-CiM to investigate the three questions
raised earlier. Unlike prior works which typically assume
ideal data locality and regular memory accesses, Eva-CiM
is able to find operations that are offloadable to CiM under
realistic architecture and compiler settings and thus avoid
being overly optimistic. Furthermore, we use Eva-CiM to
quantitatively evaluate the energy saving of CiM not only due
to the reduced memory accesses but also the lower computa-
tional loads on the host. Last but not least, we conduct design
space explorations on different technologies, memory hier-
archies and host architectures to illustrate the design options
that maximize the CiM benefits for a set of benchmarks.
Eva-CiM enables us to make the following findings that are
either different from or have not been seen in the conclusions
presented in prior works: (i) In a general purpose CiM based
system with complete memory hierarchy, the number of pos-
sible CiM-supported accesses is similar as the one for regular
access; (ii) Data sensitive benchmarks are not necessarily
always CiM sensitive and the “friendliness” depends on both
benchmark characteristics and CiM system architecture; (iii)
Energy wise, larger memory size is not necessarily helpful
for CiM due to the increased energy per CiM operation.
2. BACKGROUND AND RELATED WORKS
Below, we review the backgrounds on CiM and existing
work for CiM modeling and performance/energy estimation.
2.1 Computing in Memory
To address the performance gap between processing and
memory access, there have been significant efforts aiming
at bringing computation closer to memory. Earlier works,
e.g., [10, 11, 12], focused on devising architectures that plac-
ing processing cores with dynamic random-access memory
(DRAM) modules. These architectures generally belong to
the category of near-memory computing (NMC) [29]. How-
ever, practical concerns regarding the successful integration
of DRAM and processing units into the same chip have hin-
dered the advancement of such NMC systems for many years.
Recently, the advent of 3D stacking memories that employ
massive through-silicon-vias (TSVs) provides larger band-
width while allowing the integration of logic and memory
into a stacked chip (e.g., [13, 15, 16, 20, 30]).
To bring processing and memory even closer, the concept
of computing-in-memory (CiM), where processing is done
in the memory array, is gaining a lot of attention recently in
both academia and industry. This growing interests largely at-
tribute to the needs of data-intensive IoT applications, and the
advances in circuits and device technologies. Many design al-
ternatives exist for CiM, which vary in circuit style, supported
operations, device technologies, location in the memory hi-
erarchy, application targets, etc. The most extreme design
of CiM is to embed logic operations within each memory
cell [31, 32, 33], which we refer to as fine-grained CiM. An-
other CiM design style is modifying the peripheral circuitry
of the memory array (either SRAM or DRAM) to realize
logic and arithmetic operations, which we refer to as coarse-
grained CiM. For example, some works have proposed to
modify the peripheral circuitry, e.g., the sense amplifiers
(SAs), of caches to enable CiM [22, 23], while others accom-
plish CiM through supporting bulk bit-wise operations using
the features of DRAM [34].
Progress in emerging non-volatile device technologies is
further fueling the development of CiM. Specifically, non-
volatile resistive RAMs (ReRAMs), phase changing memory
(PCM), spin-transfer-torque magnetic RAMs (STT-MRAMs),
and ferroelectric field effect transistor-based RAMs (FeFET-
RAMs) offer high density, good scalability, and low power,
making them natural candidates for realizing caches and CiM
memory architectures. For instance, there have been a num-
ber of recent efforts investigating CiM-capable NVRAMs
— employed as either cache or main memory — for various
applications. References [4, 24, 35] study the use of NVM
with a re-designed SA to perform a subset of logic and arith-
metic operations. In [36, 37, 38], NVMs are used in content
addressable memory (CAM) to support parallel search while
reducing data transmission in data-intensive IoT applications.
Many recent works also employ NVM-based circuits for neu-
ral network acceleration by directly executing matrix-vector
multiplication within the memory array, thereby saving the
cost of data movements [21, 39, 40, 41].
This paper focuses on systems that contain a host CPU
and a CiM module. The CiM module can be either fine- or
coarse-grained, and placed in any level of cache or scratch
pad memory (SPM). Furthermore, the CiM module can be
implemented in different technologies and circuit styles and
support different instruction sets. Given an application, how
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Figure 1: Overview of the Eva-CiM framework: data flow, tool chain and architecture.
to estimate the energy benefit of a CiM based system is an
important task and the problem that we aim to address.
2.2 Related Works
Many system-level simulators, such as GEM5 [1], zsim [42],
Sniper [43], etc., only cover architectural details for general
purpose processor simulation. On the other hand, some ex-
isting CiM efforts have attempted to compare different CiM
design options by evaluating the energy/performance of the
CiM modules or accelerators alone [4, 16, 24, 26, 27]. In all
cases, the focus is on estimating energy savings due to (i) a
lower number of memory accesses in CiM-enabled systems,
and (ii) the inherently high internal bandwidth of the mem-
ory architecture. Though these comparisons are important
in understanding the pros and cons of different CiM designs,
they cannot predict the overall benefit offered by CiM based
systems since they do not consider how many instructions
can actually be offloaded to the CiM module and the effect
of such offloading has on the host CPU.
Recent works [4, 19] have tried to estimate the benefits
of CiM to data-intensive applications by using custom CiM
instructions in a CiM based system. The work in [4] extends
the original ISA of the Intel Nios II processor [44] with cus-
tom CiM instructions. The memory module is assumed to be
a small (1MB) SPM. At compiling time, memory accesses of
given application benchmarks are categorized into (i) writes
(WR), (ii) non-convertible (NC) reads, and (iii) CiM con-
vertible (CC) reads, i.e., reads triggered by CiM instructions.
From such memory accesses breakdown, the system-level
evaluation assumes that every two CC reads could be effec-
tively replaced by one CiM instruction.Although the approach
provides a good insight on the benefits of CiM to systems
with a single-level non-cacheable memory, issues like mem-
ory hierarchy and locality of data are not taken into considera-
tion. Furthermore, the impact of CiM instructions on the host
processor is not studied. Therefore, the method may not be
generalized to estimate the overall system-level CiM benefit
for most real-world systems that leverage multi-level caches.
As an alternative, the work in [19] implements a set of
custom instructions in a x86-64 architecture. Different from
[4], multi-level caches are considered in the evaluation. Fur-
thermore, the work proposes taking the data locality into
consideration in order to determine whether it is worthwhile
to offload potential CiM instructions to the memory unit.
Note that the in-memory operations are called by atomic in-
structions specific for HMC model integrated to the system.
However, instead of looking into the memory access break-
down to define the instructions offloaded to the CiM module,
the method assumes that the system designer has enough
knowledge about the application, and can manually insert
CiM-enabled macros into the appropriated code snippets. An
obvious limitation to the approach is that it does not offer
a systematic way to locate all the possible places in which
CiM-enabled macros could be inserted, which inevitably un-
derestimate the benefits of CiM. Different from most current
works, [22] explores CiM in three levels of SRAM cache
hierarchy and completes the control flow inside cache in the
absence of data locality. However, its limitation is the same as
[19], which requires customized benchmarks for data locality.
Our work here aims to address the needs for a framework
to help designers predict how the choice of CiM design op-
tions affects the overall system (including both the host and
CiM module) energy for a given application. We leverage
several existing memory and micro-architecture energy mod-
eling tools. (Note that these modeling tools focus on either
one particular layer of memory or general microprocessors,
thus cannot be easily extended for system-level evaluation of
CiM based systems.) Specifically, we use the DESTINY sim-
ulator [3] to estimate energy at array-level for L1/L2 levels of
cache, modifying it to support the particularities of specific
CiM designs, i.e., customized sense amplifiers [22, 24] and
memory cells [24]. DESTINY is an open-source, system-
level tool devised for the simulation of 2D and 3D caches, as
well as SPMs. The tool utilizes the 2D circuit-level modeling
framework of NVSim [45] for SRAM and NVMs, and the
3D framework of CACTI-3DD [46]. Besides, McPAT [2], an
integrated power, area, and timing modeling tool, is modified
and used to evaluate different components (e.g., CiM, core,
caches, NoC) at architecture-level.
3. OVERVIEW OF EVA-CIM
Our proposed Eva-CiM framework adopts a combined
simulation and analysis approach to accomplish energy esti-
mation and design space exploration for an entire CiM based
system. Besides leveraging several existing architecture and
circuit simulators, Eva-CiM builds its own models at differ-
ent design levels. Figure 1 depicts the overall flow, structure
and tool chain of Eva-CiM, which consists of three stages:
modeling, analysis and profiling. Eva-CiM takes as input
(represented by the orange boxes) the binary of a given ap-
plication program and the device and CiM array parameters
for the CiM module and output the overall system energy
consumed by the program execution. The simulation and
analysis tools used in Eva-CiM are shown as grey boxes. The
current version of Eva-CiM supports two technologies, in-
cluding SRAM and FeFETs, and more technologies can be
readily added later.
The modeling stage in Eva-CiM aims to construct models
to be used in the analysis stage. Specifically, Eva-CiM uses
two models: the application model and device/CiM array
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model. The application model captures when and where in-
structions are executed and memory accesses occur. This
information will be used in the analysis stage to determine
offloading candidates. At the application level, Eva-CiM
can take any binary that is compiled from GEM5-compatible
general-purpose or customize compilers [1]. The benchmark
binaries are fed to a modified GEM5 and goes through fetch-
ing, decoding and commit with specialized probes to extract
the pipeline and memory access information, as illustrated in
Figure 2 (details in Section 5.1).
The device/CiM array model describes energy consump-
tion by individual CiM operations, such as CiM-OR, CiM-
ADD, etc. (details in Section 5.2). This can be achieved
by SPICE simulation [28] if the netlist is available, or users
can first break down an atomic CiM operation into its micro-
operations, e.g., cell access, amplification, etc., and then use
DESTINY [3] with pre-calibrated energy data to compute
the energy for the atomic operation. It is noted that, unlike
application level simulations, the device/CiM array level sim-
ulation is conducted per technology to extract the models.
The analysis stage investigates data dependence and local-
ity and decides the offloading candidates (details in Section 4)
and is the cornerstone of Eva-CiM. Several new ideas are in-
troduced here, e.g., the instruction-dependency-graph used to
organize and interpret the instruction execution and memory
access information obtained from the modeling stage. The
key analyses conducted by Eva-CiM include: (i) Committed
instruction queue and dependency analysis to automatically
detect the underlying offloading patterns; (ii) Memory access
and request packet content analysis to determine the partic-
ular cache level for CiM; (iii) Instruction trace reshaping to
enable system-level profiling.
The profiling stage estimates energy consumption based
on the results from the analysis stage. For profiling, Eva-CiM
employs modified McPAT [2] and use reshaped instruction
queue statistics to analytically compute the energy overheads
of different components in the system (details in Section 5.3).
The tool chain of Eva-CiM shown in Figure 1 leverages
four existing tools. HSPICE [28] and DESTINY [3] are used
for memory cell and array modeling. GEM5 [1] is modified
to include specialized probes to model applications, while
McPAT [2] is enhanced to provide CiM system profiling.
Eva-CiM is not limited to a particular technology/architecture
nor development environment, e.g., compiler. In other words,
it provides a unified and ease-to-use interface for designers
to evaluate the pros and cons of CiM based systems. Hence,
Eva-CiM can support design space exploration (details in
Section 6) including (but are not limited to):
• Study of the ratio of CiM-supported instructions over
Fetch Decode Retire…… 
Fetch Decode …… Retire
Fetch Decode …… Retire
DRAMCache
Interface
Specialized probes：
pipeline and memory access
Figure 2: GEM5 simulation and specialized probes to ex-
tract information.
regular memory accesses to decide if an application is
CiM-friendly or not;
• Comparison of various device technologies;
• Determination of the best memory hierarchy level for
the CiM module given the concerned applications.
In the following sections, we will detail the design of Eva-
CiM by first discussing the analysis stage as it is the core
of Eva-CiM and then the modeling and profiling stage. We
finally present interesting findings obtained by applying Eva-
CiM to show the capability of Eva-CiM and the necessity of
such a framework for CiM based system.
4. ANALYSIS
A key task in evaluating the benefit of including a CiM
module to the overall system is determining what can be of-
floaded to the CiM module. As discussed in Section 2, most
prior works make offloading decisions either by manual anal-
ysis or by limiting the system to a specialized simple architec-
ture. Clearly this requires non-trivial efforts for design space
exploration especially when considering complex program-
ming and architecture development environments. To address
this challenge, as discussed in Section 3, Eva-CiM presents
a unified interface and development environment to hide the
aforementioned complexities inside the framework, thereby
allowing convenient and efficient design exploration. Specifi-
cally, Eva-CiM embeds a trace-driven analyzer in GEM5 [1]
to analyze the committed instructions, and then identifies the
proper candidates as well as data locality for CiM. In other
words, programmers can rely on the framework without man-
ually identifying the critical functions in the code for CiM or
dealing with complex development environment. In order to
enable the proposed trace-driven analyzer, we need to answer
the following key questions:
• What instruction patterns can be offloaded to memory
to maximize the benefit of CiM?
• How to analyze the program dependencies to identify
and select the proper patterns?
• How to reshape the instruction queue after offloading
to facilitate system level profiling?
The subsections below answer these three questions and
present the overall approach of the proposed analyzer.
4.1 Offloading Candidate Selection
We first examine what instructions patterns are CiM suit-
able and can be offloaded to the CiM module. In general, an
instruction that is suitable for CiM is featured with source
operands fetched from memory and destination operand stored
to memory. One common pattern that prior works [4, 24]
rely on is a sequence of Load-Load-OP-Store instructions, as
shown on the left of Figure 3, in which two load operations
obtain the source operands, one “OP" instruction (“add" in
the figure) conducts a particular operation, and one store op-
eration saves the result. Then this sequence can be replaced
by a CiM instruction, e.g., in-cache operation CiM_add as
on the right of Figure 3 [4].
However, due to compiler optimization and usage of inter-
mediate resources (e.g., integer and floating registers), such
an exact Load-Load-OP-Store pattern rarely occurs during in-
struction execution. Instead, the Load-Load-OP-Store pattern
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adapts to multiple variants, as shown in Figure 4(b),(c), which
are different but all suitable for CiM. Unlike the regular pat-
tern in Figure 4(a), Figure 4(b) replaces one source operand
with an immediate value while Figure 4(c) continues using
the output before it is stored back to memory. Moreover, it is
not uncommon to have a combination of two or more such
patterns to form a large CiM-suitable pattern.
In order to capture the complex dependencies among in-
structions and help identify CiM-suitable patterns, we re-
sort to a graph model, called Instruction Dependency Graph
(IDG). In IDG, a “node” is an instruction and a directed “edge”
indicates the execution order of the two instructions with data
dependency. Figure 4 are examples of three IDGs. If one
straightforwardly builds an IDG for all the instructions being
fetched, the IDG would be overwhelmingly complicated and
contain a lot of redundant information. In Section 4.2, we
will present an approach to construct a more manageable IDG
for a given program.
Besides the instruction execution patterns captured in an
IDG, memory access information is also crucial for offloading
candidate selection. For example, the operands of a candidate
CiM operation should be from the same memory bank. Thus
for the level of memory of a leaf node instruction, we need
to check if its request address is within the access address
of memory objects and then obtain the corresponding Miss-
Status Handling Register (MSHR) state [1]. We can do such
a procedure repeatedly until we find the memory hierarchy
level that stores the data. Depending on the operations that the
CiM unit supports, one or multiple sub-trees can be identified
as offloading candidates from one IDG tree. Figure 5 presents
a simple example of the procedure to select the offloading
candidates, where the IDG tree contains three sub-trees that
are identified as proper offloading patterns for CiM.
To support IDG construction and data locality identifica-
tion, we collect a set of data as given in Table 4.1 for all the
instructions in the committed instruction queue (CIQ) as only
committed instructions are important for program execution.
We refer to these data as instruction state (I-state) which can
be collected from both CPU and memory as shown in Figure
2 (more details in Section 5). The first three terms in I-state
describe when and where an instruction is committed and
executed, while the last tree terms detail the memory level as
well as its execution status for a memory access/request in-
struction. Algorithm 1 summarizes the high-level process for
selecting offloading candidates when the I-state information
is ready. Details about the construction of the various tables
and the IDG are given in the next subsection.
4.2 IDG Construction
Here we present a method to reduce the effort and complex-
ity of constructing the IDG for a given program. It is noted
that, with “store" nodes in Figure 4 removed, IDG simply
consists of many flipped trees. Thus, we introduce a compact
tree structure with the following restrictions to reduce the
redundancy in IDG:
load Reg1, Addr1
load Reg2, Addr2
add Reg3, Reg1, Reg2
store Reg3, Addr3
CiM_add Addr3, Addr1, Addr2, [Level]
# the level of memory hierarchy
Figure 3: An example of Load-Load-OP-Store pattern.
st
ld ld
op
(a)
st
ld #
op
(b)
ld ld
opld
op
st (c)
Figure 4: IDGs for the original Load-Load-OP-Store pat-
tern and its variants.
ldr fp, [pc,#3472]     278
cmps r9, fp     514
ldr r2, [r3,#12]     704  
cmps r6, r2     706 
mov r5, r9     707
add r5, r6, r5     784
subs r5, r5, #512     785 
orr r1, r5, #1     796
mov r4, #0     799
orr r1, r1, r4     800
784
706
704
707
514
514
 
796
785
800
799
add
cmp
ldr
mv
cmp
ldr
sub
#
or
mv
#
#1 #2
#3
#2
#1
#3
(a) (c)
(b)
Figure 5: An example of extracting offloading candidates
from the committed instruction queue: (a) instruction
snippet, (b) the corresponding IDG and its partition, (c)
the resulting CiM offloading candidates where each tri-
angle represents one instruction and the number inside
the triangle represents its sequence index in the queue.
• With “store" node removed, “OP” instruction is the root
of the tree and must be the operation that CiM supports.
• The left and right children of a node in the tree represent
the instructions that feed source data to the node.
• The leaf node needs to be either a load instruction or an
immediate value.
• An offloading candidate can include one or more con-
nected nodes in the same tree.
• The data of an offloading candidate need to be in the
same memory bank.
Figure 6 demonstrates the procedure for tree construction.
The instruction queue on the left of Figure 6 lists the instruc-
tions as well as their indices in the CIQ. (Note that they are
elements in the I-state as defined in Table 4.1.) In order to
avoid the complexity of recursive search for IDG tree con-
struction, we here introduce the concept of Register Usage
Table (RUT), as shown in the middle of Figure 6. RUT keeps
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#instruction                            seqNum
 …  …  …  … 
addi.w r3, r3, #1                  3259
subs r0, r0, r1                  3260
…  …  …  … 
addi.w r3, r3, #1                         3265 
ldrb.w r0, [r4, #1]!                      3266
addi.w r4, r4, #1                         3267
subs r0, r0, r1                              3268
…  …  …  … 
Reg seqNum
r0
r1
r2
r3
… … 3260, 3266, 3268, … … 
… … 3264, … …  
… 
… … 3259, 3665, … … 
...
...
3268
rN … 
r0→n0 , r1→n1
Register usage table (RUT)
Index hash table (IHT)
OP 
(3268)
r0 r1
Tree
Instruction queue
LOAD 
(3266)
LOAD 
(3264)
subs r0, r0, r1 
ldrb.w r0, [r4, #1]! ldrb.w r1, [r3] #1
Figure 6: Procedure for IDG tree construction: (a) Instruction queue; (b) RUT and IHT; (3) IDG tree.
Table 1: I-state specification.
I-state element Definition
Sequence index Location of the instruction in thecommitted instruction queue CIQ
Mnemonic code Assembly code for each instruction
Execution logic Triggered functional unit that exe-cutes the instruction
Request from master Request address range of a load in-struction and its issuing time
Memory access Address range of accessed memoryobjects (cache and main memory)
Response from slave Hit/miss status of each memory ac-cess
track of the committed time (i.e., sequence index defined in
Table 4.1) when a register is used as the destination operand.
This is due to the fact that the two connected nodes in an
IDG tree must share at least one register. Each row in RUT
corresponds to one register and maintains a list of sequence
indices of the instructions that use the register. Another aux-
iliary index hash table (IHT) is also used to keep track of
the source operand information for an instruction, with each
entry corresponding to an instruction in CIQ. IHT records
the registers (ri) used as source operands for an instruction
and the corresponding location (ni) of the register when the
instruction information is added to RUT.
When a CiM-supported instruction is added as a node
to an IDG tree, we can use its sequence index and IHT to
find its source registers. Then with RUT we can locate the
instructions that commit the last use of those registers as
destination, which are also the child nodes to be added to the
tree. Figure 2 summarizes the complete algorithm for tree
construction. By repeating this procedure, we can then build
the trees for IDG with a O(N) complexity, where N is the
number of nodes in the trees. As shown on the right of Figure
Procedure: Offloading candidate selection
Input: I-state for all instructions
Output:CiM operations
1. Build register usage table RUT and index hash table IHT ;
2. Build IDG trees for the committed instruction queue CIQ;
3. Partition IDG trees in terms of CiM-supported instruc-
tion, and extract the groups that conforms to the offloading
patterns;
Algorithm 1: Algorithm for offloading pattern selection.
6, each node in the tree contains the information of operator,
operands, and its sequence index.
For the example in Figure 6, when the instruction indexed
at 3268 is added to the tree, we can first find out its source
registers of r0 and r1 through IHT, which also tells us the
location that appears of r0 and r1 in RUT when the instruction
is committed, e.g., n0, n1, respectively. Then in RUT, the n0th
entry in the list for r0 is just the last instruction that uses r0
as the destination. In other words, the instruction indexed at
3266 is just the left child node to be added in the tree. The
same procedure is repeated for the right child. Since the two
nodes happen to be “LOAD" operations, the tree terminates
at those two leaf nodes, as shown on the right of Figure 6.
4.3 Trace Reshaping for System Profiling
After offloading candidates are determined, the last task
of the analysis stage is to reshape the instruction trace to
meet the demands of the profiling stage (to be discussed in
detail in Section 5.3). The instruction trace reflects the actual
execution flow of a program. First, we need to reallocate the
execution of selected instructions to the corresponding level
of memory where the source data reside. Second, we need
to remove those selected offloading instructions from the
pipeline, re-organize data locality in the memory and replace
them with the corresponding CiM-instructions. The reshaped
trace then contains both regular and CiM-supported opera-
tions. Through reshaping the instruction trace, the functional
units on the CPU execute fewer instructions than a non-CiM
design and thus we achieve more accurate estimation of over-
all system energy.
The remaining issue for reshaping is managing data local-
ity and dependency. Note that only when all the operands
are available in the same cache level, we can issue the op-
eration to the cache sub-array. Otherwise, we need to write
the operand at the higher-level cache back to the lower-level
cache, and forward its operator to the same level [22]. Figure
5(c) shows an example of data dependency that the output
of one tree is the input to another. Such dependency can be
readily handled by the support from a CiM-centric compiler.
In Eva-CiM, with a regular compiler, we introduce a post-
processing step to approximately mimic the CiM behavior.
Eva-CiM first traverses all the trees in the post order to en-
sure the right execution sequence. Then if two sub-trees are
exacted from the same IDG tree, Eva-CiM combines them
to one in-cache operation to move data and manages data
locality within the bank.
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Procedure: IDG_tree_construction
Input:instruction queue Q, CiM-supported instruction set
CiMSet, RUT , IHT
Output: IDG tree Tree
1. for kth instruction Ik in Q do
2. if operation type of Ik in CiMSet
3. initialize a subTree with Ik as the root node
4. create_tree(subTree)
5. append subTree to Tree
6. endif
7. endfor
8. return Tree
9. SubProcedure: create_tree(root)
10. if root.le f tNode==NULL and root is not a leaf node
11. j← lookup IHT by root−> seqNum
12. root.le f tNode← lookup RUT with [ j]
13. if operation type of le f tNode is Load
14. root.le f tnode = LEAF_T RUE
15. endif
16. endif
17. if root.rightNode==NULL and root is not a leaf node
18. j← lookup IHT by root−> seqNum
19. root.rightNode← lookup RUT with [ j]
20. if operation type of rightNode is Load
21. root.rightnode = LEAFT RUE
22. endif
23. endif
24. if root.le f tNode
25. create_tree(root.le f tNode)
26. endif
27. if root.rightNode
28. create_tree(root.rightNode)
29. endif
Algorithm 2: Algorithm for IDG tree construction.
5. MODELING AND PROFILING
In this section, we present the details in the modeling and
profiling stage. The modeling stage provides the instruction
execution and memory access information for a given pro-
gram. It also provides the CiM model data (referred to as
CiM module modeling) to the profiling stage. The profiling
stage then uses the output from the analysis stage as well
as the CiM module data to obtain the overall system energy
consumption.
5.1 Application Modeling
As we stated earlier, application modeling aims to extract
information about when and where instructions are executed
and memory accesses occur. To be more precise, applica-
tion modeling produce the I-state information (see Table 4.1)
needed by the analysis stage. we propose to leverage GEM5
[1] augmented with carefully placed probes to obtain the
I-state information. Specifically, we introduce four probes
in GEM5 to help obtain the I-state information. Table 2
summarizes these probes as well as the monitored objects.
InstProbe and PipeProbe monitor the execution status and
triggered functions in the CPU (i.e., the first three elements
in the I-state), while RequestProbe and AccessProbe monitor
memory behaviors (i.e., the last three elements in the I-state).
Table 2: Probes attached to CPU and memory.
Probe name Monitored object
InstProbe Time and execution in terms of pipelinestatus for each instruction
PipeProbe Statistics of triggered function units forcompleting one instruction in CPU
RequestProbe Track of request packet transmitted fromLSQ including its issue time and address
AccessProbe Record of memory access including time,access object, and hit/miss status
Below we discuss these two sets of probes in more details.
InstProbe collects time and execution in terms of pipeline
status for each instruction, and PipeProbe collects which and
when functional units are triggered by each instruction. There
are two complications when collecting these data. First, when
there are available resources for execution, multiple instruc-
tions are issued from Issue Queue (IQ) to several function
units. Second, because of branch mis-prediction, only com-
mitted instructions are included in CIQ that is used for our
offloading candidate analysis. Thus, these probes must be
carefully placed to ensure correct information is collected.
To illustrate how these probes can be placed, we use the
example of ARM ISA for a physical-register-file architecture
with an out-of-order pipeline. Seven pipeline stages are ex-
ecuted in this architecture as shown in Figure 7. For each
committed instruction, the InstProbe records the tick numbers
of different pipeline stages according to the Programming
Counter (PC) value. Meanwhile, the PipeProbe keeps tracks
of the instruction index in CIQ as well as the statistics of
the triggered functional units (e.g., IQ reads/writes, ROB
reads/writes). The collected information by the two probes is
processed for extracting the sequence index, assembly code
and execution logic included in I-state. Then we utilize I-
state to obtain the lifetime of an instruction and evaluate the
system overhead when an instruction is moved from the CPU
to a CiM module.
For RequestProbe and AccessProbe, Figure 8 describes
where they are inserted as well as the information they collect.
It is noted that the range of accessible addresses varies with
the memory hierarchy level. Thus, a RequestProbe not only
probes the tick of instruction execution, its master port, but
also the address range of the “Load" instruction. Similarly,
an AccessProbe collects tick information, master port, hit or
miss statistics of an address range, and status for Miss-status
Handling Register (MSHR).
The two probes can effectively capture the packets between
the LSQ units and memory objects, so we can accurately
obtain the access instruction and its request address. Once
the packet is transported to the memory, we can track the
packets among different levels in the memory hierarchy with
response statistics and cache protocol. Apparently the probed
information depends on the application and the architecture,
but is independent of the memory technology.
5.2 CiM Module Modeling
Besides the aforementioned application-related behavior,
the system-level benefits offered by CiM depend on the CiM
construction and technology. A CiM module typically con-
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Table 3: Cache energy (pJ) per operation in different configurations for SRAM and FeFET-based CiM architectures
Technology Level Config Non-CiMread
CiM
read Comp-OR Comp-AND Comp-XOR Comp-ADDW32
SRAM L1 4-way/64kB 61 68 71 72 79 79L2 8-way/256kB 314 333 341 344 365 365
FeFET L1 4-way/64kB 34 34 35 88 105 105L2 8-way/256kB 70 70 72 146 205 205
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ROB
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# {Flag: event:tick… … assembly code}
InstProbe: fetch:65790580:commit:65796000:96: add r0, r0, r7
… …  …  … 
# {Flag: seqNum:xxx: rename reads/writes  IQ reads/writes  
register reads/writes  integer ALU access 
ROB reads/writes }
PipeProbe: seqNum:102: 1 0 0 0 1 0 1 0 2 
…  …  …  … 
Figure 7: InstProbe and PipeProbe attached to an Out-
of-Order CPU model.
sists of a memory array and additional circuitry — often
present at the sense amplifier (SA) level — responsible for
generating output(s) that correspond to selective logical/ arith-
metic operations. SRAM-based caches that can perform bit-
wise AND, NOR, and XOR operations, among other compu-
tations, are proposed in [22]. Alternatively, emerging NVMs
have attractive features such as high density, low leakage
power, low dynamic energy and fast access times, making
them good candidates for the design of CiM main memories
or caches. As pointed out in section 2, STT-RAM, ReRAM,
and FeFET-RAM are among the alternatives studied for the
design of CiM architectures. Several CiM architectures pro-
posed for NVMs also make use of a customized SA — in
a similar way to SRAM-based CiM approach [4, 24, 35].
Among the aforementioned CiM architectures devised for
NVMs, the FeFET-based is probably the most suitable for
cache implementations due to its low write energy and latency
as reported in [24]. For this reason, we pick SRAM-based and
FeFET-based CiMs as case studies for the proposed Eva-CiM
framework to be presented in section 6.
As part of Eva-CiM simulation flow, we rely on the CMOS
and FeFET SPICE models from [47, 48] to evaluate delay
and energy of individual 6T-SRAM and 2T+1FeFET memory
cells, as well as for the customized SAs proposed in [22, 24].
To ensure a fair comparison between both designs, we (i)
adopt the same technology node of 45nm in both designs,
and (ii) port the full-adder part of the SA described in [24]
to the SRAM-based CiM [22]. Thus, SRAM-based CiM and
LSQ
# {Flag: tick: master: request type [address/size] sequence 
number}
RequestProbe: 65764000: lsq: ReadReq [e7be8:e7beb] 9
… …  …  … 
# {Flag:tick: master: request type [address/size] MSHR states}
AccessProbe: 65764000: dcache: ReadReq [e7be8:e7beb] 
hit state: f(M) valid:1 writeable:1 readable:1 dirty:1 tag:39
…  …  …  … 
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Figure 8: RequestProbe and AccessProbe for request
packets monitoring.
FeFET-based CiM can perform similar operations. We then
employ SPICE-level results in a version of DESTINY [3] that
has been modified to support the evaluation of FeFET-based
memories [24]. DESTINY is a memory simulator that can
provide cache energy per cache-block. Figure 9 illustrates
such a CiM module evaluation flow. Table 3 describes the
energy data per operation (e.g., non-CiM read, CiM read,
AND, ADD, etc.) in different cache configurations obtained
by the proposed models for both SRAM and FeFET-RAM.
SPICE netlist
- SRAM/NVM memory cell
- customized sense amplifier
Energy and latency
Energy per CiM cache block 
- different configurations 
- different CiM operations
SPICE Simulation
DESTINY Simulation
Figure 9: Flow for CiM module modeling.
5.3 Profiling
Given the models and analyzer in the previous sections,
we still need a system-wise profiler to combine the models at
different design levels and report the overall system energy
profile. Instead of building an energy model from scratch,
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Table 4: Benchmark applications.
Category Application
Machine learning
Naive bayes (NB), decision tree (DT),
support vector machine (SVM), linear
regression (LiR), Kmeans (KM)
String processing Longest common subsequence (LCS)
Multimedia app. MPEG to decode (M2D)
Graph processing
Breadth first search (BFS), depth first
search (DFS), betweenness central-
ity (BC), shortest path (SSSP), con-
nected cononent (CCOMP), page rank
(PRANK)
SPEC 2006 Astar, H264ref, Hmmer, Mcf
we modify McPAT [2] to evaluate the energy and area for
both the CiM module and other functional units in a pro-
cessor. Figure 10 shows the structure of our system-level
profiler which relies on the application model, CiM model,
architecture parameters, and a modified McPAT. The origi-
nal McPAT [2] only computes energy and area for regular
functional units using performance counter information (a
set of statistics) extracted from an architectural simulator, or
GEM5 in our work. In order to enable new CiM instructions,
we cannot directly use the regular cache access energy model
in McPAT. Instead, we employ the CiM model for CiM op-
erations as discussed in the last subsection. Moreover, since
some instructions are moved to the CiM module, we also
need to reevaluate the energy of the host CPU due to fewer
instructions being executed by the CPU.
We therefore modify and embed the following performance
counters and models in McPAT:
• Instruction type in pipeline and its count;
• Access time of function units in pipeline;
• The count of cache/DRAM read/write and hit/miss;
• CiM operation type and its count.
Additional performance counters are added for CiM opera-
tions to ensure a unified energy model in the profiler. We can
then safely invoke McPAT to use the modified performance
counters and memory array parameters to estimate the energy
consumption of the entire system.
CiM module 
modeling
CiM type
CiM energy
IDG analyzer
 Modified McPAT
CiM/non-CiM 
statistics
Arch parametes
Figure 10: Architecture for CiM-enabled system profiler.
6. DESIGN EXPLORATION
This section describes experiments for not only validating
Eva-CiM, but also exploring the CiM based designs with
different technologies for various benchmarks. Note that our
goal is not to uncover the benefits of CiM, which has already
been shown in prior works. Instead, we aim to investigate the
Table 5: Energy model validation.
Model Energy (nJ)CiM non-CiM
DESTINY [3] 455.49 124.43
Eva-CiM 565.18 154.40
Deviation 24.0% 24.0%
57.96% 65%
CiM in [4] Eva-CiM
100%
80%
60%
40%
20%
0%
Memory Saving Ratio
100%
Fr
eq
u
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cy
Figure 11: Comparisons on the CiM-supported memory
accesses between Eva-CiM and [4].
pros and cons from a system perspective regarding energy
consumption, and obtain insights on design tradeoffs for CiM
based systems.
All experiments are based on ARM Cortex A9, out-of-
order core, 2.0GHz clock, with 120 access cycle 512M main
memory. Its L1/L2 caches are configured with 5/11 access
cycle, directory and MESI based coherence, but with different
sizes for experiments. In our experiment, we employ 17
benchmarks from a wide range of application based on prior
works [4, 17, 22, 21, 25, 35], as summarized in Table 4.
6.1 Model Validation
We validate Eva-CiM by comparing the results from Eva-
CiM with those from representative prior works. Note that
the results of CiM depends not only on the benchmarks, but
also on the compiler and architecture, even on the inputs
to the benchmarks, which realistically should be the case.
However, since most existing work does not consider the
overall system energy, it is actually not easy to find a fair
reference for validation.
Instead we here compare the two major parts of Eva-CiM,
energy estimation with DESTINY [3] and CiM operation
count with [4], using one application program, LCS. For
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Figure 12: Memory access breakdown: CiM-supported
accesses v.s. regular memory accesses.
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Figure 14: Energy improvements for CiM with different cache configurations.
energy estimation, as shown in Figure 11, for a trace with
around 3000 instructions, there is around 24% energy dif-
ference between Eva-CiM and that computed by DESTINY.
This is partly due to the additional overhead from instruction
queue reshape, which is not accounted for in DESTINY. For
CiM instruction count comparison, since [4] uses an emu-
lation platform with a simplified in-order processor as well
as 1MB SPM, we modify the evaluation architecture accord-
ingly with a cache size of 1MB to mimic the behavior of [4].
We break down memory accesses using a similar approach
as in [4]. Because memory accesses also vary with differ-
ent application inputs, we execute the LCS code 20 times
with randomly generated inputs. The results are shown in
the histogram on the right of Figure 11. Eva-CiM selects
around 65% memory accesses for offloading to CiM while
[4] reports 58%, which is a 12% relative deviation. This
discrepancy is mainly due to the differences from the two
underlying ISAs and higher complexity of cache than SPM.
The relative closeness between Eva-CiM’s results and those
obtained from other published methods gives us confidence
in the effectiveness of Eva-CiM.
6.2 Memory Access Breakdown
In many prior works with non-cache-able memory, a sig-
nificant portion of memory accesses are considered to have
good data locality and can be converted to CiM operations.
However, other than [4, 24] using a simplified in-order core,
very few provide detailed breakdown of memory accesses, es-
pecially when the CiM module functions as a general purpose
computing block. Due to the system complexity, complete
memory hierarchy and lack of CiM-centric compiler support,
it is possible that data locality is less ideal than what has been
observed in prior work. We have conducted experiments on
the given application programs to investigate the percentage
of instructions that have data locality for the given system
and development environment.
Figure 12 presents the breakdown of cache accesses as the
ratio of CiM-supported accesses (i.e., the ones with good
locality that can be replaced by CiM operations) over regu-
lar accesses. Results from Eva-CiM show that some ratios
are smaller than one even for some benchmarks that are
considered to be data-sensitive, e.g., M2D, for the given eval-
uation architecture. Thus, for those benchmarks, Eva-CiM
inevitably exhibits relatively lower energy savings for the
evaluation architecture. In other words, we may need to use
CiM-sensitive instead of data-sensitive applications when
designing a CiM based system.
6.3 System Level Energy Benefits
In this subsection we evaluate the total energy including
both host CPU and cache for the aforementioned applica-
tion benchmarks and then report the energy improvements
of CiM based system v.s. a non-CiM system. Here we use
the conventional SRAM as in [22] for CiM implementation,
in which all levels in cache hierarchy are capable to con-
duct CiM operations. The top sub-figure in Figure 13 shows
the total energy improvements, ranging from 1.3-6.0× for
various applications. which are contributed by both cache
and host CPU. The sub-figure on the bottom of Figure 13
further breaks down the contributions from the two parts.
The normalized ratio is computed as the energy improvement
contributed from host CPU or CiM module over the total
improvement. It is interesting to note that the energy saving
is mainly contributed by the host side, which is expected due
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Figure 16: Energy improvements for different device technologies: CMOS SRAM v.s. FeFET RAM.
to the reduced number of memory accesses. However, for
CiM module, we have mixed results: some show positive sav-
ing while others show negative saving (which means that the
the CiM module does not help in total energy saving). Thus,
those benchmarks with positive CiM contributions can be
considered more CiM-sensitive than the ones with negative
contribution.
With the findings in this subsection and the last subsection,
we can see that for a particular architecture, a data-sensitive
benchmark is not necessarily CiM sensitive. We therefore
propose a three-entry metric, {CiM-supported access ratio,
total energy improvement, cache contribution percentage},
to investigate the CiM-sensitivity of a benchmark. With this
metric, we can further divide the benchmarks with a clus-
tering algorithm to CiM-sensitive and CiM-insensitive. For
example, for the benchmarks above, “DT", “LCS", “M2D",
“PR" and “astar" are classified as CiM-sensitive benchmarks
and hence more suitable for CiM based system evaluations.
6.4 Impact of System Configuration and Ar-
chitecture
In this subsection, we change the cache size and asso-
ciativity to explore the impact of system configuration and
architecture on a CiM system. Figure 14 illustrates the results
for different cache configurations. Here we have three con-
figurations: (i) 32KB/4-way L1 and 256KB/8-way L2, (ii)
64KB/4-way L1 and 256KB/8-way L2, (iii) 64KB/4-way L1
and 2MB/8-way L2. It is clear that most applications (e.g.,
NB, LCS, SSP, etc.) experience higher benefits for larger
cache sizes. However, it is also noted that while a larger
cache size helps CiM, the energy per operation is also in-
creased (as shown in Table 3), which actually reduces the
benefit from CiM.
In addition, we investigate the impact of different cache
levels that support CiM. Figure 15 depicts the results of en-
ergy improvements when CiM instructions are supported by
L1 only, L2 only, and both of them. In general, applica-
tions exhibit lower energy improvements when CiM is only
supported by L2, which is due to the more frequent L1 ac-
cess in a system with complete memory hierarchy as well as
smaller energy overhead for CiM operations in L1. These
experiments demonstrate that Eva-CiM with CiM modeling
provides researchers with the capability to investigate the best
configuration for the system.
6.5 Impact of Technology
Finally, we use Eva-CiM to explore the energy benefits
when using different device technologies for CiM. We present
the comparison between a CMOS SRAM and a FeFET-RAM
in Figure 16, where energy improvements are normalized
to a non-CiM baseline using a CMOS SRAM. We observe
that the energy improvements for FeFET based CiM is about
50-70% higher, and are consistent across all the benchmarks.
7. CONCLUSION
This paper presents a system-level energy evaluation frame-
work, Eva-CiM, to predict energy consumption of CiM based
systems for different architectures/configurations, technolo-
gies and benchmarks. Unlike prior work, Eva-CiM relies on a
novel IDG based analyzer to automatically detect offloading
candidates for CiM and uses multi-level modeling to provide
comprehensive evaluations of a CiM based system. Eva-CiM
is capable to conduct quantitative investigations and rapid
design exploration, thereby further establishing the feasibility
of CiM for wide adoption in the near future.
We validate Eva-CiM with two existing works [4] and [3]
with respect to both access count and energy consumption.
We then investigate various data sensitive benchmarks to
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explore the count of CiM-supported memory accesses and
its energy improvement over a non-CiM based design. It is
found that for a system with a multi-level memory hierarchy,
data sensitive benchmark is not necessarily CiM-sensitive.
Moreover, it is not necessarily beneficial to CiM with larger
memory sizes due to the increased energy per CiM operation
by the CiM module itself. Finally, Eva-CiM evaluates the im-
pact of different architecture configurations and technologies,
and the results show that CiM can provide 1.3-6.0× energy
improvement for SRAM and 2.0-7.9× for FeFET-RAM, re-
spectively.
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